MOS INTEGRATED CIRCUIT PD78044H, 78045H, 78046H 8-BIT SINGLE-CHIP MICROCOMPUTED

The μ PD78044H, μ PD78045H, and μ PD78046H are μ PD78044H sub-series products in the 78K/0 series.

These microcomputers are advanced models of the μ PD78044A sub-series, featuring the added N-ch open-drain I/O ports.

In addition, the μ PD78P048B (one-time PROM or EPROM model) that can operate in the same voltage range as that of the mask ROM models, and various development tools are provided.

The functions of these microcomputers are described in detail in the following User's Manual. Be sure to read this manual when you design a system using any of these microcomputers.

> μPD78044H Sub-Series User's Manual : To be created 78K/0 Series User's Manual, Instruction: IEU-1372

FEATURES

- I/O ports: 68 (N-ch open-drain I/O: 13)
- · High-capacity ROM and RAM

Item	Program memory	Data memory			
Product name	(ROM)	Internal high-speed RAM	FIP display RAM		
μPD78044H	32K bytes	1024 bytes	48 bytes		
μPD78045H	40K bytes				
μPD78046H	48K bytes				

· Wide range of instruction execution time: From high-speed (0.4 μ s) to ultra low-speed (122 μ s)

• FIP controller/driver: total display outputs: 34

· 8-bit resolution A/D converter: 8 channels

· Serial interface: 1 channel

Timer: 5 channels

Power supply voltage: VDD = 2.7 to 5.5 V

APPLICATIONS


VCRs, audio systems, etc.


ORDERING INFORMATION

VCRs, audio systems, etc.		
ORDERING INFORMATION		
Part number	Package	
μ PD78044HGF-×××-3B9	80-pin plastic QFP (14 \times 20 mm)	<i>.</i> 0.
μ PD78045HGF-×××-3B9	80-pin plastic QFP (14 $ imes$ 20 mm)	XX
μ PD78046HGF-×××-3B9	80-pin plastic QFP (14 $ imes$ 20 mm)	
Remark ××× indicates ROM cod	de number. on in this document is subject to change without notice.	sheethu
No. U10865EJ1V0DS00 (1st edition) shed August 1996 P Japan	The mark ★ shows major revised points.	© NEC Corporation 1996

78K/0 SERIES PRODUCT DEVELOPMENT

The 78K/0 series products were developed as shown below. The sub-series names are indicated in frames.







The table below shows the main differences between sub-series.

	Function	ROM		Tin	ner		8-bit	8-bit	Serial	1/0	Minimum	External
Sub-se	eries name	capacity	8-bit	16-bit	Watch	WDT	A/D	D/A	interface	1/0	V _{DD}	expan- sion
	μPD78078	32K-60K	4ch	1ch	1ch	1ch	8ch	2ch	3ch (UART:1ch)	88 pins	1.8 V	0
	μPD78070A	_								61 pins	2.7 V	
	μPD780018	48K-60K						_	2ch	88 pins		
ntro	μPD78058F	48K-60K	2ch					2ch	3ch (UART:1ch)	69 pins		
For control	μPD78054	16K-60K									2.0 V	
_K	μPD78018F	8K-60K						_	2ch	53 pins	1.8 V	
	μPD78014	8K-32K									2.7 V	
	μPD780001	8K		_	_				1ch	39 pins		_
	μPD78002	8K-16K			1ch		_			53 pins		0
	μPD78083				_		8ch		1ch (UART:1ch)	33 pins	1.8 V	_
	μPD780208	32K-60K	2ch	1ch	1ch	1ch	8ch	_	2ch	74 pins	2.7 V	_
For FIP driving	μPD78044F	16K-40K								68 pins		
를 를	μPD78044H	32K-48K							1ch			
	μPD78024	24K-32K							2ch	54 pins		
	μPD780308	48K-60K	2ch	1ch	1ch	1ch	8ch	_	3ch (UART:1ch)	57 pins	1.8 V	_
For LCD driving	μPD78064B	32K							2ch (UART:1ch)		2.0 V	
1	μPD78064	16K-32K										
Compatible with IEBus	μPD78098	32K-60K	2ch	1ch	1ch	1ch	8ch	2ch	3ch (UART:1ch)	69 pins	2.7 V	0
For LV	μPD78P0914	32K	6ch			1ch	8ch	_	2ch	54 pins	4.5 V	0

*



FUNCTIONAL OUTLINE


Item	Product name	μPD78044H	μPD78045H	μPD78046H		
Internal	ROM	32K bytes	40K bytes	48K bytes		
memory	Internal high-speed RAM	1024 bytes				
	FIP display RAM	48 bytes				
General regis	sters	8 bits × 32 registers (8 bits	imes 8 registers $ imes$ 4 banks)			
Instruction		Variable instruction execution	on time			
cycle	For main system clock	0.4 μs/0.8 μs/1.6 μs/3.2 μs/	6.4 μs (at 5.0 MHz)			
	For subsystem clock	122 μs (at 32.768 kHz)				
Instruction se	et	Multiplication/division (8 bBit (set, reset, test, Boole	·			
I/O ports (inc	luding those	Total	: 68 lines			
multiplexed v	vith FIP pins)	CMOS input	: 2 lines			
		CMOS I/O	: 19 lines			
		N-ch open-drain	: 13 lines			
		 P-ch open-drain I/O 	: 16 lines			
		P-ch open-drain output	: 18 lines			
FIP controlle	r/driver	Total : 34 lines				
		Segments : 9 to 24 lines				
		Digits : 2 to 16 lines				
A/D converte	r	8-bit resolution × 8 channels				
		Power supply voltage: AVDD = 4.0 to 5.5 V				
Serial interfa	ce	3-wire serial I/O mode : 1 channel				
Timer		 16-bit timer/event counter 	: 1 channel			
		8-bit timer/event counter	: 2 channels			
		Watch timer : 1 channel				
		Watchdog timer : 1 channel				
Timer output		3 lines (one for 14-bit PWM	output)			
Clock output		19.5 kHz, 39.1 kHz, 78.1 kH	Iz, 156 kHz, 313 kHz, 625 kH	z		
		(main system clock: when o	operating at 5.0 MHz)			
		32.768 kHz (subsystem clock: when operating at 32.768 kHz)				
Buzzer outpu	t	1.2 kHz, 2.4 kHz, 4.9 kHz (main system clock: when op-	erating at 5.0 MHz)		
Vectored	Maskable interrupt	Internal 8 lines, external 4 li	nes			
interrupt	Non-maskable interrupt	Internal 1 line				
	Software interrupt	1 line				
Text input		Internal 1 line				
Power supply	voltage	V _{DD} = 2.7 to 5.5 V				
Package		80-pin plastic QFP (14 × 20	mm)			

CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	6	
2.	BLOCK DIAGRAM	8	
3.	PIN FUNCTIONS	9	
	3.1 PORT PINS	9	
	3.2 PINS OTHER THAN PORT PINS	11	
	3.3 PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS	12	
4.	MEMORY SPACE	15	
5.	PERIPHERAL HARDWARE FUNCTIONS	16	
	5.1 PORTS	16	
	5.2 CLOCK GENERATOR CIRCUIT	17	
	5.3 TIMER/EVENT COUNTER	17	
	5.4 CLOCK OUTPUT CONTROL CIRCUIT	20	
	5.5 BUZZER OUTPUT CONTROL CIRCUIT	20	
	5.6 A/D CONVERTER	21	
	5.7 SERIAL INTERFACE	22	
	5.8 FIP CONTROLLER/DRIVER	23	
6.	INTERRUPT FUNCTION AND TEST FUNCTION	25	
	6.1 INTERRUPT FUNCTION	25	
	6.2 TEST FUNCTION	28	
7.	STANDBY FUNCTION	29	
8.	RESET FUNCTION	29	
9.	INSTRUCTION SET	30	
10.	ELECTRICAL SPECIFICATIONS	33	*
11.	PACKAGE DRAWING	50	
12.	RECOMMENDED SOLDERING CONDITIONS	51	*
ΑP	PENDIX A DEVELOPMENT TOOLS	52	
A D	DENDLY B. DELATED DOCUMENTS	E 4	

1. PIN CONFIGURATION (TOP VIEW)

• 80-pin plastic QFP (14 × 20 mm) $\mu \text{PD78044HGF-} \times \times \times \text{-3B9}, \ \mu \text{PD78045HGF-} \times \times \times \text{-3B9}, \ \mu \text{PD78046HGF-} \times \times \times \text{-3B9}$



Cautions 1. Connect the IC (Internally Connected) pins directly to the Vss.

- 2. Connect the AVDD pin to the VDD pin.
- 3. Connect the AVss pin to the Vss pin.

μ PD78044H, 78045H, 78046H

P00-P04 : Port 0 SCK1 : Serial clock

P10-P17 : Port 1 PCL : Programmable clock

P20-P27 : Port 2 BUZ : Buzzer clock

P30-P37 : Port 3 FIP0-FIP33 : Fluorescent indicator panel P70-P74 : Port 7 VLOAD : Negative power supply P80, P81 : Port 8 X1, X2 : Crystal (main system clock) P90-P97 : Port 9 XT1, XT2 : Crystal (subsystem clock)

P100-P107 : Port 10 RESET : Reset

P110-P117 : Port 11 ANI0-ANI7 : Analog input

P120-P127 : Port 12 AVDD : Analog power supply


INTP0-INTP3: Interrupt from peripherals AVss: Analog ground

TIO : Timer input AVREF : Analog reference voltage

TO0-TO2 : Timer output V_{DD} : Power supply SI1 : Serial input V_{SS} : Ground

SO1 : Serial output IC : Internally connected

2. BLOCK DIAGRAM



Remark The capacity of the internal ROM differs depending on the product.



3. PIN FUNCTIONS

3.1 PORT PINS (1/2)

Pin	I/O		Function	On reset	Shared by:	
P00	Input	Port 0	Input only	Input	INTP0/TI0	
P01	I/O	5-bit I/O port	Can be specified for input or output in 1-	Input	INTP1	
P02			bit units. When used as an input port pin, a built-in pull-up resistor can be		INTP2	
P03			connected through software.		INTP3	
P04Note 1	Input		Input only	Input	XT1	
P10-P17	I/O	Port 1 8-bit I/O port Can be specified for inpu When used as an input p connected through softw	port pin, a built-in pull-up resistor can be	Input	ANIO-ANI7	
P20	1/0	Port 2		Input	SI1	
P21	1	8-bit I/O port	8-bit I/O port Can be specified for input or output in 1-bit units.			
P22			ort pin, a built-in pull-up resistor can be		SCK1	
P23					_	
P24					_	
P25					_	
P26					_	
P27					_	
P30	1/0	Port 3		Input	тоо	
P31		N-ch open-drain 8-bit I/C Can be specified for inpu	o port ut or output in 1-bit units.		TO1	
P32		Can directly drive LEDs.			TO2	
P33		A built-in pull-up resistor mask option.	can be connected in 1-bit units by the		_	
P34		mask option.			_	
P35					PCL	
P36					BUZ	
P37					_	

- **Notes 1.** When the P04/XT1 pin is used as an input port pin, bit 6 (FRC) of the processor clock control register (PCC) must be set to 1. At this time, do not use the feedback resistor of the subsystem clock oscillator circuit.
 - 2. When the P10/ANI0 through P17/ANI7 pins are used as the analog input lines of the A/D converter, be sure to place the port 1 in the input mode. In this case, the built-in pull-up resistors are automatically unused.



3.1 PORT PINS (2/2)

Pin	1/0	Function	On reset	Shared by:
P70-P74	I/O	Port 7 5-bit N-ch open-drain I/O port Can be specified for input or output in 1-bit units. Can directly drive LEDs. A pull-up resistor can be connected in 1-bit units by the mask option.	Input	
P80, P81	Output	Port 8 2-bit P-ch open-drain high-voltage output port. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or Vss is connected can be specified in 2-bit units).	Output	FIP0, FIP1
P90-P97	Output	Port 9 8-bit P-ch open-drain high-voltage output port. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or Vss is connected can be specified in 4-bit units).	Output	FIP2-FIP9
P100-P107	Output	Port 10 8-bit P-ch open-drain high-voltage output port. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or Vss is connected can be specified in 4-bit units).	Output	FIP10-FIP17
P110-P117	1/0	Port 11 8-bit P-ch open-drain high-voltage I/O port. Can be specified for input or output in 1-bit units. Can directly drive LEDs A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or Vss is connected can be specified in 4-bit units).	Input	FIP18-FIP25
P120-P127	1/0	Port 12 8-bit P-ch open-drain high-voltage I/O port Can be specified for input or output in 1-bit units. Can directly drive LEDs. A pull-down resistor can be connected in 1-bit units by the mask option (whether VLOAD or Vss is connected can be specified in 4-bit units).	Input	FIP26-FIP33



3.2 PINS OTHER THAN PORT PINS

Pin	1/0	Function	On reset	Shared by:
INTP0	Input	Valid edge (rising, falling, or both rising and falling edges) can	Input	P00/TI0
INTP1		be specified.		P01
INTP2		External interrupt input		P02
INTP3		Falling edge-active external interrupt input	Input	P03
SI1	Input	Serial data input lines of serial interface	Input	P20
SO1	Output	Serial data output lines of serial interface	Input	P21
SCK1	I/O	Serial clock I/O lines of serial interface	Input	P22
TIO	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TO0	Output	16-bit timer output (multiplexed with 14-bit PWM output)	Input	P30
TO1	-	8-bit timer (TM1) output	1	P31
TO2	1	8-bit timer (TM2) output		P32
PCL	Output	Clock output (for trimming main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
FIP0, FIP1	Output	High-voltage, high-current digit/segment output of FIP	Output	P80, P81
FIP2-FIP9		controller/driver		P90-P97
FIP10-FIP15	Output	High-voltage, high-current digit/segment output of FIP controller/driver	Output	P100-P105
FIP16, FIP17	Output	High-voltage segment output of FIP controller/driver	Output	P106, P107
FIP18-FIP25			Input	P110-P117
FIP26-FIP33				P120-P127
VLOAD	_	Connects pull-down resistor to FIP controller/driver	_	_
ANIO-ANI7	Input	A/D converter analog input lines	Input	P10-P17
AVREF	Input	A/D converter reference voltage input line	_	_
AV _{DD}	_	Analog power supply to A/D converter. Connected to the VDD pin.	_	_
AVss	_	A/D converter ground line. Connected to the Vss pin.	_	_
RESET	Input	System reset input		_
X1	Input	Connect crystal for main system clock oscillation	_	_
X2			_	_
XT1	Input	Connect crystal for subsystem clock oscillation	Input	P04
XT2				
V _{DD}		Positive power supply		
Vss	_	Ground potential	_	_
IC	_	Internal connection. Connected directly to the Vss pin.	_	_



3.3 PIN I/O CIRCUITS AND PROCESSING OF UNUSED PINS


Table 3-1 shows the I/O circuit type of each pin and the processing of unused pins.

For the configuration of the I/O circuit of each type, see Fig. 3-1.

Table 3-1 I/O Circuit Type

Pin	I/O circuit type	1/0	Recommended connections when unused
P00/INTP0/TI0	2	Input	Connected to Vss.
P01/INTP1	8-A	1/0	Individually connected to Vss with a resistor.
P02/INTP2			
P03/INTP3			
P04/XT1	16	Input	Connected to VDD or Vss.
P10/ANI0-P17/ANI7	11	1/0	Individually connected to VDD or Vss with a resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23	5-A		
P24	8-A		
P25	10-A		
P26			
P27			
P30/TO0	13-B		
P31/TO1			
P32/TO2			
P33	22-A		
P34			
P35/PCL	13-B		
P36/BUZ			
P37			
P70-P74			
P80/FIP0, P81/FIP1	14-A	Output	Open
P90/FIP2-P97/FIP9			
P100/FIP10-P107/FIP17			
P110/FIP18-P117/FIP25	15-C	1/0	Individually connected to VDD or Vss with a resistor.
P120/FIP26-P127/FIP33			
RESET	2	Input	_
XT2	16		Open
AVREF			Connected to Vss.
AVDD			Connected to VDD.
AVss			Connected to Vss.
VLOAD			
IC			Connected directly to Vss.

Fig. 3-1 Pin I/O Circuits (1/2)



Type 14-A Type 16 Feedback cut-off P-ch ➤P-ch ►P-ch ⊸ OUT Data (Mask option) − N-ch -----OV_{LOAD} (Mask ,,,,option) ბ XT2 XT1 Type 15-C Type 22-A (Mask option) -o IN/OUT -○ IN/OUT Data Data Output disable V_{DD} − N-ch ➤P-ch (Mask ≸ option) RD ----- O V_{LOAD} Input buffer with intermediate withstand voltage *** (Mask

option)

Fig. 3-1 Pin I/O Circuits (2/2)



4. MEMORY SPACE

Fig. 4-1 shows the memory map for μ PD78044H, μ PD78045H, and μ PD78046H.

FFFFH Special function register (SFR) 256×8 bits FF00H FEFFH General-purpose register 32×8 bits FEE0H FEDFH Internal high-speed RAM 1024×8 bits nnnnH Program area FB00H FAFFH Data 1000H memory space **OFFFH** CALLF entry area Inhibited 0800H 07FFH FA80H FA7FH FIP display RAM Program area FA50H FA4FH 48×8 bits H0800 007FH Inhibited CALLT table area nnnnH+1 nnnnH 0040H 003FH Program Internal ROM Note memory Vector table area space 0000H 0000H

Fig. 4-1 Memory Map

Note The internal ROM capacity varies depending on the product. (See the table below.)

Product name	Last address of internal ROM
	nnnnH
μPD78044H	7FFFH
μPD78045H	9FFFH
μPD78046H	BFFFH



5. PERIPHERAL HARDWARE FUNCTIONS

5.1 PORTS

I/O ports are classified into the following 5 kinds:

CMOS input (P00, P04)
CMOS input/output (P01 - P03, ports 1 and 2)
19
N-ch open-drain input/output (ports 3 and 7)
13
P-ch open-drain output (ports 8 - 10)
18
P-ch open-drain input/output (ports 11 and 12)
16
Total
2
19
19
10
11
16
16

Table 5-1 Port Function

Product	Pin	Function			
Port 0	P00, P04	Input port			
	P01-P03	I/O port. Can be specified for input or output in 1-bit units. When used as input port, built-in pull-up resistor can be connected through software.			
Port 1	P10-P17	I/O port. Can be specified for input or output in 1-bit units. When used as input port, built-in pull-up resistor can be connected through software.			
Port 2	P20-P27	I/O port. Can be specified for input or output in 1-bit units. When used as input port, built-in pull-up resistor can be connected through software.			
Port 3	P30-P37	N-ch open-drain I/O port. Can be specified for input or output in 1-bit units. Built-in pull-up resistor can be connected in 1-bit units by the mask option. Can directly drive LED.			
Port 7	P70-P74	N-ch open-drain I/O port. Can be specified for input or output in 1-bit units. Built-in pull-up resistor can be connected in 1-bit units by the mask option.			
		Can directly drive LED.			
Port 8	P80, P81	P-ch open-drain high-voltage output port. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or Vss can be specified in 2-bit units). Can directly drive LED.			
Port 9	P90-P97	P-ch open-drain high-voltage output port. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or Vss can be specified in 4-bit units). Can directly drive LED.			
Port 10	P100-P107	P-ch open-drain high-voltage output port. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or Vss can be specified in 4-bit units). Can directly drive LED.			
Port 11	P110-P117	P-ch open-drain high-voltage I/O port. Can be specified for input or output in 1-bit units. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or Vss can be specified in 4-bit units). Can directly drive LED.			
Port 12	P120-P127	P-ch open-drain high-voltage I/O port. Can be specified for input or output in 1-bit units. Pull-down resistor can be connected in 1-bit units by the mask option (connection to VLOAD or Vss can be specified in 4-bit units). Can directly drive LED.			




5.2 CLOCK GENERATOR CIRCUIT

The clock generator circuit has two kinds of generator circuits: the main system clock and subsystem clock. The instruction time can be changed.

- 0.4 μ s/0.8 μ s/1.6 μ s/3.2 μ s/6.4 μ s (with main system clock: 5.0 MHz)
- 122 μ s (with subsystem clock: 32.768 kHz)

Fig. 5-1 Clock Generator Circuit Block Diagram



5.3 TIMER/EVENT COUNTER

Five channels of timer/event counters are provided.

16-bit timer/event counter : 1 channel
8-bit timer/event counter : 2 channels
Watch timer : 1 channel
Watchdog timer : 1 channel

Table 5-2 Timer/Event Counter Groups and Configurations

		16-bit timer/ event counter	8-bit timer/ event counter	Watch timer	Watchdog timer
dn	Interval timer	1 channel	2 channels	1 channel	1 channel
Group	External event counter	1 channel	_	_	_
	Timer output	1 output	2 outputs	_	_
	PWM output	1 output	_	_	_
ţion	Pulse width measurement	1 input	_	_	_
Function	Square wave output	1 output	2 outputs	_	_
	Interrupt request	1	2	1	1
	Test input	_	_	1 input	_




Fig. 5-2 16-Bit Timer/Event Counter Block Diagram

Fig. 5-3 8-Bit Timer/Event Counter Block Diagram




Fig. 5-4 Watch Timer Block Diagram





Fig. 5-5 Watchdog Timer Block Diagram






5.4 CLOCK OUTPUT CONTROL CIRCUIT

Clocks of the following frequencies can be output to the clock:

- 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz (with main system clock: 5.0 MHz)
- 32.768 kHz (with subsystem clock: 32.768 kHz)

Fig. 5-6 Clock Output Control Circuit Block Diagram




5.5 BUZZER OUTPUT CONTROL CIRCUIT

Clocks of the following frequencies can be output to the buzzer:

• 1.2 kHz/2.4 kHz/4.9 kHz (with main system clock: 5.0 MHz)

Fig. 5-7 Buzzer Output Control Circuit Block Diagram






5.6 A/D CONVERTER

An 8-bit resolution 8-channel A/D converter is provided.

This A/D converter can be started in the following two modes:

- · Hardware start
- · Software start

Fig. 5-8 A/D Converter Block Diagram





5.7 SERIAL INTERFACE

One channel of clocked serial interfaces is provided.

Serial interface channel 1 can be operated in the 3-wire serial I/O mode, where the MSB or LSB is selectable as the first bit.

Serial I/O shift register 1
(SIO1)

SO1/P21

Serial clock counter

Serial clock control circuit

Fig. 5-9 Serial Interface Channel 1 Block Diagram

5.8 FIP CONTROLLER/DRIVER

An FIP controller/driver having the following features is provided:

- (a) Automatic output of segment signals (DMA operation) and digit signals by automatically reading display data
- (b) Display mode registers (DSPM0 and DSPM1) that can control an FIP of 9 to 24 segments and 2 to 16 digits
- (c) Port pins not used for FIP display can be used as output port or I/O port pins.
- (d) Display mode register (DSPM1) can adjust luminance in eight steps.
- (e) Hardware suitable for key scan application using segment pins
- (f) High-voltage output buffer (FIP driver) that can directly drive an FIP
- (g) Display output pins can be connected to a pull-down resistor by the mask option.




Fig. 5-10 Selecting Display Modes

Caution If the total number of digits and segments exceeds 34, the specified number of digits takes precedence.



Digit signal generator circuit

Port output latch

Port output latch

High-voltage buffer

FIP0/P80 FIP1/P81

FIP3/P127

Fig. 5-11 FIP Controller/Driver Block Diagram



6. INTERRUPT FUNCTION AND TEST FUNCTION

6.1 INTERRUPT FUNCTION

The following three types of interrupt functions are available:

Non-maskable interrupt : 1Maskable interrupt : 12Software interrupt : 1

Table 6-1 Interrupt Source List

Interrupt	Note 1 Default		Interrupt source	Internal/	Vector	Note 2 Basic configura-
type priority		Name	Trigger	external	table address	tion type
Non-maskable	ı	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTCSI1	End of serial interface channel 1 transfer	Internal	0010H	(B)
	6	INTTM3	Reference time interval signal from watch timer		0012H	
	7	INTTMO	16-bit timer/event counter match signal generation		0014H	
	8	INTTM1	8-bit timer/event counter 1 match signal generation		0016H	
	9	INTTM2	8-bit timer/event counter 2 match signal generation		0018H	
	10	INTAD	End of A/D converter conversion]	001AH	
	11	INTKS	Key scan timing from FIP controller/driver]	001CH	
Software	_	BRK	Execution of BRK instruction	_	003EH	(E)


Notes 1. Default priority is the priority order when several maskable interrupts are generated at the same time.

0 is the highest order and the 11 is the lowest order.


2. Basic configuration types (A) to (E) correspond to (A) to (E) in Fig. 6-1.

Fig. 6-1 Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Fig. 6-1 Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



IF: Interrupt request flagIE: Interrupt enable flagISP: In-service priority flagMK: Interrupt mask flagPR: Priority specification flag




6.2 TEST FUNCTION

The following test function is available.

	Test input source	Internal/external
Name	Trigger	internal/external
INTWT	Overflow of watch timer	Internal

Fig. 6-2 Basic Configuration of Test Function



IF: Test request flagMK: Test mask flag



7. STANDBY FUNCTION

The standby function is to reduce the current dissipation of the system and can be effected in the following two modes:

- HALT mode: In this mode, the operating clock of the CPU is stopped. By using this mode in combination with the normal operation mode, the system can be operated intermittently, so that the average current dissipation can be reduced.
- STOP mode: Oscillation of the main system clock is stopped. All the operations on the main system clock are stopped, and therefore, the current dissipation of the system can be minimized with only the subsystem clock oscillating.

CSS=1 Main system Subsystem clock operation clock operationNote CSS=0 Interrupt STOP HALT instruction Interrupt **HALT** instruction Interrupt request instruction request request STOP mode HALT mode HALT mode^{No} (Oscillation of main system (Clock supply to CPU stopped (Clock supply to CPU stopped Oscillation continues) Oscillation continues) clock stopped)

Fig. 7-1 Standby Function

Note By stopping the main system clock, the current dissipation can be reduced. When the CPU operates on the subsystem clock, stop the main system clock by setting bit 7 (MCC) of the processor clock control register (PCC). The STOP instruction cannot be used.

Caution When the main system clock is stopped and the subsystem clock is operating, to switch again from the subsystem clock to the main system clock, allow sufficient time for the oscillation to settle before switching, by coding the program accordingly.

8. RESET FUNCTION

The system can be reset in the following two modes:

- External reset by RESET pin
- · Internal reset by watchdog timer that detects hang up



9. INSTRUCTION SET

(1) 8-bit instruction

 ${\sf MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ}$

Second operand First operand	#byte	А	Note r	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	\$addr16	1	None
Α	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVUW

Note Except for r = A



(2) 16-bit instruction

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second operand First operand	#w ord	AX	Note rp	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
гр	MOVW	Note MOVW						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

(3) Bit manipulation instruction

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second operand First operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
СУ	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1



(4) Call/branch instruction

 $\mathsf{CALL},\,\mathsf{CALLF},\,\mathsf{CALLT},\,\mathsf{BR},\,\mathsf{BC},\,\mathsf{BNC},\,\mathsf{BZ},\,\mathsf{BNZ},\,\mathsf{BT},\,\mathsf{BF},\,\mathsf{BTCLR},\,\mathsf{DBNZ}$

Second operand First operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic operation	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound operation					BT BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

10. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol	Condition	ns		Rating	Unit	
Power supply	V _{DD}				-0.3 to +7.0	٧	
voltage	VLOAD				V _{DD} - 40 to V _{DD} + 0.3	٧	
	AV _{DD}				-0.3 to V _{DD} + 0.3	٧	
	AVREF				-0.3 to V _{DD} + 0.3	٧	
	AVss				-0.3 to +0.3	٧	
Input voltage	VI1	P00-P04, P10-P17 (except when us P20-P27, X1, X2, XT2, RESET	sed as anal	og input pins),	-0.3 to V _{DD} + 0.3	٧	
	Vı2	P30-P37, P70-P74	N-ch ope	n drain	-0.3 to +16 ^{Note 1}	٧	
	Vıs	P110-P117, P120-P127	P-ch oper	n drain	V _{DD} - 40 to V _{DD} + 0.3	٧	
Output voltage	V 01	P01-P03, P10-P17, P20-P27	P01-P03, P10-P17, P20-P27				
	Vo2	P30-P37, P70-P74	-0.3 to +16 ^{Note 1}	٧			
	Vоз	P80, P81, P90-P97, P100-P107, P110	V _{DD} - 40 to V _{DD} + 0.3	٧			
Analog input voltage	Van	ANIO-ANI7	Analog in	put pin	AVss - 0.3 to AVREF + 0.3	٧	
Output current,	Іон	P01-P03, P10-P17, P20-P27 per pi	-10	mA			
high		P01-P03, P10-P17, P20-P27 total	-30	mA			
		P80, P81, P90-P97, P100-P107, P110	-30	mA			
		P80, P81, P90-P97, P100-P107, P110	D-P117, P12	0-P127 total	-120	mA	
Output current,	loL	P01-P03, P10-P17, P20-P27, P30-F	P37,	Peak value	30	mA	
low		P70-P74 per pin	15 Note 2	mA			
		P70-P74 total		Peak value	100	mA	
				rms value	60 ^{Note 2}	mA	
		P01-P03, P10-P17, P20-P27, P30-F	P37 total	Peak value	100	mA	
				rms value	60 Note 2	mA	
Total power	P⊤Note 3	T _A = -40 to +60 °C			800	mW	
dissipation		T _A = +85 °C			600	mW	
Operating ambient temperature	Та				-40 to +85	°C	
Storage temperature	Tstg				-65 to +150	ç	

Caution Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.


Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of the corresponding port pin.

Notes 1. For pins to which pull-up resistors are connected by the mask option, the rating is -0.3 to $V_{DD} + 0.3$.

2. To obtain the rms value, calculate [rms value] = [peak value] $\times \sqrt{\text{duty}}$.

NEC

Notes 3. Permissible total power loss differs depending on the temperature (see the following figure).



How to calculate total power loss

The power consumption of the μ PD78044H, μ PD78045H, and μ PD78046H can be classified into the three categories shown below. The sum of the three categories should be less than the total power loss P_T (80 % or less of ratings is recommended).

- ① CPU power consumption: calculate VDD (MAX.) × IDD1 (MAX.).
- ② Output pin power consumption: Normal output and display output are available. Power consumption when maximum current flows into each output pin.
- ③ Pull-down resistor power consumption: Power consumption by pull-down resistor connected to display output pin by the mask option.

NEC

The following total power consumption calculation example assumes the case where the characters shown in the figure on the next page are displayed.

Example: The operating conditions are as follows:

 $V_{DD} = 5 \text{ V} \pm 10 \%$, operating at 5.0 MHz

Supply current (IDD) = 21.6 mA

Display outputs: 11 grids \times 10 segments (cut width is 1/16)

It is assumed that up to 15 mA flows to each grid pin, and that up to 3 mA flows to each segment pin.

It is also assumed that all display outputs are turned off at key scan timings.

Display output voltage: grid $V_{O3} = V_{DD} - 2 V$ (Voltage drop of 2 V is assumed.)

segment $V_{O3} = V_{DD} - 0.4 \text{ V}$ (Voltage drop of 0.4 V is assumed.)

Voltage applied to fluorescent indication panel (V_{LOAD}) = -30 V

Mask-option pull-down resistor = 25 k Ω

The total power loss is calculated by determining power consumption ① to ③ under the above conditions.

- (1) Power consumption of CPU: $5.5 \text{ V} \times 21.6 \text{ mA} = 118.8 \text{ mW}$
- 2 Power consumption at output pins:


Grid:
$$(V_{DD} - V_{O3}) \times \frac{\text{total current for all grids}}{\text{number of grids} + 1} \times \text{digit width } (1 - \text{cut width}) = \\ 2 \text{ V } \times \frac{15 \text{ mA} \times 11 \text{ grids}}{11 \text{ grids} + 1} \times (1 - 1/16) = 25.8 \text{ mW}$$

Segment:
$$(V_{DD} - V_{O3}) \times \frac{\text{total segment current for all dots to be lit}}{\text{number of grids} + 1} = 0.4 \text{ V} \times \frac{3 \text{ mA} \times 31 \text{ dots}}{11 \text{ grids} + 1} = 3.1 \text{ mW}$$

(3) Power consumption at pull-down resistors:

Total power consumption = (1) + (2) + (3) = 118.8 + 25.8 + 3.1 + 38.6 + 127.3 = 313.6 mW

In this example, the total power consumption does not exceed the rated value for the permissible total power loss shown in the graph on the previous page. Therefore, the calculation result in this example (313.6 mW) satisfies the requirement. If the total power consumption exceeds the rated value for the permissible total power loss, the power consumption must be reduced, by reducing the number of built-in pull-down resistors.





MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 °C, VDD = 2.7 to 5.5 V)

Resonator	Recommended circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Vss X1 X2	Oscillation frequency (fx)Note 1		1		5	MHz
		Oscillation settling timeNote 2				4	ms
Crystal	V _{SS} X1 X2	Oscillation frequency (fx)Note 1		1	4.19	5	MHz
	C1 C2	Oscillation settling	V _{DD} = 4.5 to 5.5 V			10	ms
	i 	time ^{Note 2}				30	
External clock	X1 X2	X1 input frequency (fx)Note 1		1		5	MHz
	μPD74HCU04	X1 input high, low-level width (txH, txL)		100		500	ns

- **Notes 1.** It indicates only the oscillator characteristics. For the instruction execution time, see the AC Characteristics.
 - 2. Time required until oscillation becomes stable after VDD is applied or the STOP mode is disabled.

Cautions 1. If the main system clock oscillator is to be used, wire the area inside the broken line square as follows to avoid influence of wiring capacitance:

- Make wiring as short as possible.
- · Do not cross other signal lines.
- · Do not get close to lines with fluctuating large current.
- Make sure that the connecting points of the capacitor of the oscillator always have the same electric potential as Vss.
- Do not connect the oscillator to a ground pattern that conducts a large current.
- · Do not take out signal from the oscillator.
- 2. When switching to the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to set the program to provide enough time for the oscillation to stabilize.



SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 °C, VDD = 2.7 to 5.5 V)

Resonator	Recommended circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal	XT1 XT2 Vss R C3 C4	Oscillation frequency (fxr)Note 1		32	32.768	35	kHz
		Oscillation settling	V _{DD} = 4.5 to 5.5 V		1.2	2	s
		time ^{Note 2}				10	
External	XT1 XT2	XT1 input frequency (fxr)Note 1		32		100	kHz
		XT1 input high, low- level width (txth, txtl)		5		15	μs

Notes 1. It indicates only the oscillator characteristics. For the instruction execution time, see the AC Characteristics.

2. Time required until oscillation becomes stable after VDD reaching MIN. of oscillation voltage range.

Cautions 1. If the subsystem clock oscillator is to be used, wire the area inside the broken line square as follows to avoid influence of wiring capacitance:

- · Make wiring as short as possible.
- · Do not cross other signal lines.
- · Do not get close to lines with fluctuating large current.
- Make sure that the connecting points of the capacitor of the oscillator always have the same electric potential as Vss.
- · Do not connect the oscillator to a ground pattern that conducts a large current.
- · Do not take out signal from the oscillator.
- The subsystem clock oscillator is more likely to have malfunctions due to noise than the main system clock oscillator because gain for the subsystem clock oscillator is made lower to reduce current consumption. When using the subsystem clock, be careful about how to connect wires.



RECOMMENDED OSCILLATOR CONSTANT

MAIN SYSTEM CLOCK: CERAMIC RESONATOR (TA = -40 to +85 °C)


Manufacturer	Product name	Frequency (MHz)		mended constant	Oscillator v	oltage range	Remark
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Murata Mfg. Co., Ltd.	CSB1000J	1.00	100	100	2.7	5.5	$Rd = 4.7 \text{ k}\Omega^{\text{Note}}$
	CSA2.00MG040	2.00	100	100	2.7	5.5	
	CST2.00MG040	2.00	_	_	2.7	5.5	Built-in capacitor
	CSA4.00MG	4.00	30	30	2.7	5.5	
	CST4.00MGW	4.00	_	_	2.7	5.5	Built-in capacitor
	CSA5.00MG	5.00	30	30	2.7	5.5	
	CST5.00MGW	5.00	_	_	2.7	5.5	Built-in capacitor
TDK Corp.	CCR1000K2	1.00	150	150	2.7	5.5	Surface-mount type
	CCR2.0MC3	2.00	_	_	2.7	5.5	Built-in capacitor, surface-mount type
	CCR4.0MC3	4.00	_	_	2.7	5.5	Built-in capacitor, surface-mount type
	FCR4.0MC5	4.00	_	_	2.7	5.5	Built-in capacitor
	CCR5.0MC3	5.00	_	_	2.7	5.5	Built-in capacitor, surface-mount type
	FCR5.0MC5	5.00	_	_	2.7	5.5	Built-in capacitor
Matsushita Electronics	EFOEC2004A4	2.00	33	33	2.7	5.5	Built-in capacitor
Components Co., Ltd.	EFOS2004B5	2.00	33	33	2.7	5.5	Built-in capacitor, surface-mount type
	EFOEC3584A4	3.58	33	33	2.7	5.5	Built-in capacitor
	EFOS3584B5	3.58	33	33	2.7	5.5	Built-in capacitor, surface-mount type
	EFOEC4004A4	4.00	33	33	2.7	5.5	Built-in capacitor
	EFOS4004B5	4.00	33	33	2.7	5.5	Built-in capacitor, surface-mount type
	EFOEC5004A4	5.00	33	33	2.7	5.5	Built-in capacitor
	EFOS5004B5	5.00	33	33	2.7	5.5	Built-in capacitor, surface-mount type

Note When the CSB1000J (1.00 MHz) manufactured by Murata Mfg. is used, a limiting resistor (4.7 k Ω) is necessary (see the figure in the next page). When one of other resonators is used, no limiting resistor is required.

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator that being used.



Recommended sample circuit for the main system clock when the CSB1000J manufactured by Murata Mfg. is used



CAPACITANCE (Ta = 25 $^{\circ}$ C, V_{DD} = Vss = 0 V)

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz Unmeasured pins retur	= 1 MHz Unmeasured pins returned to 0 V			15	pF
Output capacitance	Соит	f = 1 MHz Unmeasured pins retur	= 1 MHz Unmeasured pins returned to 0 V				pF
Input/output capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V	P01-P03, P10-P17, P20-P27			15	pF
			P30-P37, P70-P74			20	pF
			P110-P117, P120-P127			35	pF

Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of the corresponding port pin.

POWER SUPPLY VOLTAGE (TA = -40 to +85 °C)

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
CPUNote 1		2.7 ^{Note 2}		5.5	٧
Display controller/driver		4.5		5.5	٧
PWM mode of 16-bit timer/event counter (TM0)		4.5		5.5	٧
A/D converter		4.0		5.5	٧
Other hardware		2.7		5.5	٧

- Notes 1. Except for system clock oscillator, display controller/driver, and PWM.
 - 2. Operating power supply voltage differs depending on the cycle time. See the AC Characteristics.



DC CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.7 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
High-level	V _{IH1}	P21, P23		0.7V _{DD}		V _{DD}	٧
input voltage	V _{IH2}	P00-P03, P20, P22, P24-P27, RES	ET	0.8V _{DD}		V _{DD}	٧
	V _{IH3}	P30-P37, P70-P74	N-ch open drain	0.7V _{DD}		15Note 1	٧
	V _{IH4}	X1, X2Note 2		V _{DD} - 0.5		V _{DD}	٧
	V _{IH5}	XT1/P04, XT2Note 2	V _{DD} = 4.5 to 5.5 V	V _{DD} - 0.5		V _{DD}	٧
				V _{DD} - 0.3		V _{DD}	٧
	V _{IH6}	P10-P17	V _{DD} = 4.5 to 5.5 V	0.65V _{DD}		VDD	٧
				0.7V _{DD}		VDD	٧
	V _{IH7}	P110-P117, P120-P127	V _{DD} = 4.5 to 5.5 V	0.7V _{DD}		V _{DD}	٧
				V _{DD} - 0.5		V _{DD}	٧
Low-level	V _{IL1}	P21, P23		0		0.3V _{DD}	٧
input voltage	V _{IL2}	P00-P03, P20, P22, P24-P27, RES	0		0.2V _{DD}	٧	
	VIL3	P30-P37, P70-P74	V _{DD} = 4.5 to 5.5 V	0		0.3V _{DD}	٧
				0		0.2V _{DD}	٧
	V _{IL4}	X1, X2Note 2	0		0.4	٧	
	V _{IL5}	XT1/P04, XT2Note 2	V _{DD} = 4.5 to 5.5 V	0		0.4	٧
				0		0.3	٧
	V _{IL6}	P10-P17		0		0.3V _{DD}	٧
	VIL7	P110-P117, P120-P127		V _{DD} – 35		0.3V _{DD}	٧
High-level output	Vон	P01-P03, P10-P17, P20-P27, P80, P81, P90-P97,	V _{DD} = 4.5 to 5.5 V Іон = -1 mA	V _{DD} - 1.0			V
voltage		P100-P107, P110-P117, P120-P127	Іон = −100 μΑ	V _{DD} - 0.5			V
Low-level output	V _{OL1}	P30-P37, P70-P74	V _{DD} = 4.5 to 5.5 V, lo _L = 15 mA		0.4	2.0	V
voltage		P01-P03, P10-P17, P20-P27	V _{DD} = 4.5 to 5.5 V, lo _L = 1.6 mA			0.4	V
	V _{OL2}	lo _L = 400 μA				0.5	٧

Notes 1. Pins to which pull-up resistors are connected by the mask option become V_{DD} .

2. If the X1 pin is used for high-level voltage input, the X2 pin is used for low-level voltage input, or vice versa. This is also true for the XT1/P04 pin and XT2 pin.

Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of the corresponding port pin.



DC CHARACTERISTICS ($T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	С	onditions	MIN.	TYP.	MAX.	Unit
High-level input leakage	Ішн1	VIN = VDD	P00-P03, P10-P17, P20-P27, RESET			3	μΑ
current	Ішн2		X1, X2, XT1/P04, XT2			20	μΑ
	Ішнз	V _{IN} = 15 V	P30-P37, P70-P74			20	μΑ
	ILIH4	P110-P117, P120-P127,	V _{DD} = 4.5 to 5.5 V			3Note 1	μΑ
		VIN = VDD				3Note 2	μΑ
Low-level input leakage	ILIL1	V _{IN} = 0 V	P00-P03, P10-P17, P20-P27, RESET			-3	μΑ
current	ILIL2	1	X1, X2, XT1/P04, XT2			-20	μΑ
,	ILIL3		P30-P37, P70-P74			_3Note 3	μΑ
	ILIL4		P110-P117, P120-P127			-10	μΑ
High-level output leakage	Ісон1	Vout = Vdd	P01-P03, P10-P17, P20-P27, P80, P81, P90-P97, P100-P107, P110-P117, P120-P127			3	μΑ
currentNote 4	1гон2	Vout = 15 V	P30-P37, P70-P74			20	μΑ
Low-level output	ILOL1	Vout = 0 V	P01-P03, P10-P17, P20-P27, P30-P37, P70-P74			-3	μΑ
leakage current Not e 4	ILOL2	VOUT = VLOAD = VDD - 35 V	P80, P81, P90-P97, P100-P107, P110-P117, P120-P127			-10	μΑ
Display output current	Гор	VDD = 4.5 to 5.5 V, Vo ₃ = V	_{DD} – 2 V	-15	-25		mA
Mask option pull-up resistor	R ₁	V _{IN} = 0 V, P30-P37, P70-P	74	20	40	90	kΩ
Software pull- up resistor	R ₂	V _{IN} = 0 V, P01-P03, P10-P17,	V _{DD} = 4.5 to 5.5 V	15	40	90	kΩ
		P20-P27		20		500	$k\Omega$
Mask option pull-down	Rз	P80, P81, P90-P97, P100-P107, P110-P117,	Vos – Vload = 35 V	25	65	135	kΩ
resistor		P120-P127	Vos – Vss = 5 V	15	40	90	kΩ
	R ₄		VIN = VDD	40	80	150	kΩ

- Notes 1. When P110 to P117 and P120 to P127 do not contain the pull-down resistors (according to the specification of the mask option), a high-level input leakage current of 150 μA (MAX.) flows only during 1.5 clocks after a read instruction has been executed to read out port 11 or 12 (P11 or P12) or port mode register 11 or 12 (PM11 or PM12). Outside the 1.5 clocks after a read instruction, the current is 3 μA (MAX.).
 - 2. When P110 to P117 and P120 to P127 do not contain the pull-down resistors (according to the specification of the mask option), a high-level input leakage current of 90 μ A (MAX.) flows only during 1.5 clocks after a read instruction has been executed to read out P11, P12, PM11, or PM12. Outside the 1.5 clocks after a read instruction, the current is 3 μ A (MAX.).
 - 3. When P30 to P37 and P70 to P74 do not contain the pull-down resistors (according to the specification of the mask option), a low-level input leakage current of $-150~\mu A$ (MAX.) flows only during 1.5 clocks after a read instruction has been executed to read out port 3 or 7 (P3 or P7) or port mode register 3 or 7 (PM3 or PM7). Outside the 1.5 clocks after a read out instruction, the current is $-3~\mu A$ (MAX.).
 - 4. Current which flows in the built-in pull-up or pull-down resistor is not included.

Remark Unless otherwise specified, the characteristics of a shared pin are the same as those of a port pin.



DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Power supply	I _{DD1}	5.0 MHz crystal oscillation	$V_{DD} = 5.0 \text{ V } \pm 10 \text{ %}^{\text{Note 2}}$		7.2	21.6	mA
current ^{Note 1}		Operating mode	$V_{DD} = 3.0 \text{ V} \pm 10 \%^{\text{Note 3}}$		0.9	2.7	mA
	I _{DD2}	5.0 MHz crystal oscillation	V _{DD} = 5.0 V ±10 %		1.3	3.9	mA
		HALT mode	V _{DD} = 3.0 V ±10 %		550	1650	μΑ
	IDD3	32.768 kHz crystal oscillation	V _{DD} = 5.0 V ±10 %		60	120	μΑ
		Operating mode ^{Note 4}	V _{DD} = 3.0 V ±10 %		35	70	μΑ
	I _{DD4}	32.768 kHz crystal oscillation	V _{DD} = 5.0 V ±10 %		25	50	μΑ
		HALT mode ^{Note 4}	VDD = 3.0 V ±10 %		5	10	μΑ
	I _{DD5}	XT1 = 0 V STOP mode	V _{DD} = 5.0 V ±10 %		1	20	μΑ
		Feedback resistor connected	V _{DD} = 3.0 V ±10 %		0.5	10	μΑ
	I _{DD6}	XT1 = 0 V STOP mode	VDD = 5.0 V ±10 %		0.1	20	μΑ
		Feedback resistor not connected	V _{DD} = 3.0 V ±10 %		0.05	10	μΑ

- **Notes 1.** This current excludes the AV_{REF} current, port current, and current which flows in the built-in pull-down resistor (mask option).
 - 2. When operating in high-speed mode (when the processor clock control register (PCC) is set to 00H)
 - 3. When operating in low-speed mode (when the PCC is set to 04H)
 - 4. When the main system clock is stopped



AC CHARACTERISTICS


(1) Basic operation (T_A = -40 to +85 °C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Cycle time	Тсү	Operated with main system clock VDD = 4.5 to 5.5 V		0.4		32	μs
(minimum instruction				0.8		32	μs
execution time)		Operated with subsystem clock	Operated with subsystem clock 46		122	125	μs
Interrupt input high,	tinth	INTPO		8/f _{sam} Note 2			μs
low-level width	tintl	INTP1-INTP3		10			μs
RESET low- level width	trsı			10			μs

Notes 1. Value when external clock input is used as subsystem clock. When a crystal is used, the value becomes 114 us.

2. Selection of $f_{sam} = f_x/2^{N+1}$, $f_x/64$, or $f_x/128$ is available (N = 0 to 4) by bits 0 and 1 (SCS0, SCS1) of the sampling clock select register (SCS).

Tcy vs. VDD (with main system clock operated)





(2) Serial interface channel 1 ($T_A = -40$ to +85 °C, $V_{DD} = 2.7$ to 5.5 V)

(a) Three-wire serial I/O mode (SCK1: Internal clock output)

Parameter	Symbol	Con	Conditions		TYP.	MAX.	Unit
SCK1 cycle time	tkcY1	V _{DD} = 4.5 to 5.5 V		800			ns
				3200			ns
SCK1 high, low-level width	t _{KH1}	V _{DD} = 4.5 to 5.5 V		tkcy1/2 - 50			ns
	t _{KL1}			tксу1/2 – 150			ns
SI1 setup time to SCK1↑	tsik1			100			ns
SI1 hold time from SCK1↑	tksii			400			ns
SCK1↓→ SO1 output delay	tkso1	C = 100 pF ^{Note}	V _{DD} = 4.5 to 5.5 V			300	ns
time						1000	ns

Note C is a load capacitance of the SCK1 or SO1 output line.


(b) Three-wire serial I/O mode (SCK1: External clock input)

Parameter	Symbol	Con	nditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy2	V _{DD} = 4.5 to 5.5 V		800			ns
				3200			ns
SCK1 high, low-level width	t _{KH2}	V _{DD} = 4.5 to 5.5 V		400			ns
	t _{KL2}			1600			ns
SI1 setup time to SCK1↑	tsik2	V _{DD} = 4.5 to 5.5 V		100			ns
SI1 hold time from SCK1↑	tksi2			400			ns
SCK1↓→ SO1 output delay	tkso2	C = 100 pF ^{Note}	V _{DD} = 4.5 to 5.5 V			300	ns
time						1000	ns
SCK1 rise time and fall time	t _{R2}					160	ns
	t _{F2}						


Note C is a load capacitance of the SO1 output line.



AC timing test points (except X1, XT1 input)




Clock timing



Serial transfer timing

3-wire serial I/O mode:





A/D CONVERTER CHARACTERISTICS (TA = -40 to +85 °C, AVDD = VDD = 4.0 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Total error Note 1					0.8	%
Conversion time Note 2	tconv	1 MHz ≤ fx ≤ 5.0 MHz	19.1		200	μs
Sampling time Note 3	tsamp		2.86		30	μs
Analog signal input voltage	VIAN		AVss		AVREF	V
Reference voltage	AVREF		4.0		AVDD	٧
AVREF resistor	Ravref		4	14		kΩ
AV _{DD} current	Aldd			200	400	μΑ

Notes 1. Quantization error (±1/2LSB) is not included. This parameter is indicated as the ratio to the full-scale value.

- **2.** Set the A/D conversion time to 19.1 μ s or more.
- 3. Sampling time depends on the conversion time.




DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (Ta = -40 to +85 °C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		2.0		5.5	٧
Data retention supply current	IDDDR	V _{DDDR} = 2.0 V Subsystem clock stopped Feedback resistor not connected		0.1	10	μΑ
Release signal set time	tsrel		0			μs
Oscillation settling time	twait	Release by RESET		2 ¹⁷ /fx		ms
		Release by interrupt		Note		ms

Note Selection of 2¹²/fx, 2¹⁴/fx to 2¹⁷/fx is available by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation settling time select register (OSTS).

Data retention timing (STOP mode release by RESET)




Data retention timing (standby release signal: STOP mode release by interrupt signal)






Interrupt input timing




RESET input timing




NEC

11. PACKAGE DRAWING

★ 80 PIN PLASTIC QFP (14×20)



detail of lead end



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	23.6±0.4	0.929±0.016
В	20.0±0.2	$0.795^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
Н	0.35±0.10	$0.014^{+0.004}_{-0.005}$
l	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	$0.071_{-0.009}^{+0.008}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	0.15 ^{+0.10} -0.05	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.
		P80GF-80-3B9-3

Remark The shape and material of the ES version are the same as those of the corresponding mass-produced product.



12. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the μ PD78044H, μ PD78045H, or μ PD78046H.

For details of the recommended soldering conditions, refer to our document *Semiconductor Device Mounting Technology Manual* (C10535E).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

Table 12-1 Soldering Conditions for Surface-Mount Devices

 μ PD78044HGF- $\times\times$ -3B9: 80-pin plastic QFP (14 \times 20 mm) μ PD78045HGF- $\times\times$ -3B9: 80-pin plastic QFP (14 \times 20 mm) μ PD78046HGF- $\times\times$ -3B9: 80-pin plastic QFP (14 \times 20 mm)

Soldering process	Soldering conditions	Recommended conditions
Infrared ray reflow	Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (210 °C or more) Maximum allowable number of reflow processes: 3	IR35-00-3
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (200 °C or more) Maximum allowable number of reflow processes: 3	VP15-00-3
Wave soldering	Solder temperature: 260 °C or less Flow time: 10 seconds or less Number of flow processes: 1 Preheating temperature : 120 °C max. (measured on the package surface)	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or less Heat time: 3 seconds or less (for one side of a device)	_

Caution Do not apply two or more different soldering methods to one chip (except for partial heating method for terminal sections).



APPENDIX A DEVELOPMENT TOOLS

The following tools are available for development of systems using the μ PD78044H, μ PD78045H, or μ PD78046H.

Language processing software

RA78K/0Notes 1, 2, 3, 4	Assembler package common to 78K/0 series
CC78K/0Notes 1, 2, 3, 4	C compiler package common to 78K/0 series
DF78044Notes 1, 2, 3, 4 Device file used in common with µPD78044A subseries	
CC78K/0-LNotes 1, 2, 3, 4	C compiler library source file common to 78K/0 series

PROM writing tools

PG-1500	PROM programmer
PA-78P048GF PA-78P048KL-S	Programmer adapter connected to PG-1500
PG-1500 controller Notes 1, 2	Control program for PG-1500

Debugging tools

IE-78000-R	In-circuit emulator common to 78K/0 series
IE-78000-R-A ^{Note 8}	In-circuit emulator common to 78K/0 series (for integrated debugger)
IE-78000-R-BK	Break board common to 78K/0 series
IE-78044-R-EM	Emulation board used in common with μ PD78044A subseries
EP-78130GF-R	Emulation probe used in common with μ PD78134
EV-9200G-80	Socket mounted on target system created for 80-pin plastic QFP
SM78K0Notes 5, 6, 7	System simulator common to 78K/0 series
ID78K0Notes 4, 5, 6, 7, 8	Integrated debugger for IE-78000-R-A
SD78K/0Notes 1, 2	Screen debugger for IE-78000-R
DF78044Notes 1, 2, 5, 6, 7	Device file used in common with μ PD78044A subseries

Real-time OS

RX78K/0Notes 1, 2, 3, 4	Real-time OS for 78K/0 series
MX78K0Notes 1, 2, 3, 4	OS for 78K/0 series

- Notes 1. PC-9800 series (MS-DOS TM) based
 - 2. IBM PC/AT TM and compatible (PC DOS TM /IBM DOS TM /MS-DOS) based
 - 3. HP9000 series 300TM (HP-UXTM) based
 - **4.** HP9000 series 700TM (HP-UX) based, SPARCstationTM (SunOSTM) based, EWS4800 series (EWS-UX/V) based
 - 5. PC-9800 series (MS-DOS + WindowsTM) based
 - 6. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS + Windows) based
 - 7. NEWSTM (NEWS-OSTM) based
 - 8. Under development



Fuzzy inference development support system

FE9000 ^{Note 1} /FE9200 ^{Note 3}	Fuzzy knowledge data creation tool
FT9080 ^{Note 1} /FT9085 ^{Note 2}	Translator
FI78K0Notes 1, 2	Fuzzy inference module
FD78K0Notes 1, 2	Fuzzy inference debugger

- Notes 1. PC-9800 series (MS-DOS) based
 - 2. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS) based
 - 3. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS + Windows) based
- **Remarks 1.** Please refer to the *78K/0 Series Selection Guide* (U11126E) for information on third party development tools.
 - **2.** RA78K/0, CC78K/0, SM78K/0, ID78K0, SD78K/0, and RX78K/0 are used in combination with DF78044.



APPENDIX B RELATED DOCUMENTS

• Documents Related to Devices

Document name	Document No.		
Document name	Japanese	English	
μPD78044H Sub-Series User's Manual	To be prepared	To be prepared	
μPD78044H, 78045H, 78046H Data Sheet	U10865J	This manual	
μPD78P048B Product Information	To be prepared	To be prepared	
78K/0 Series User's Manual, Instruction	IEU-849	IEU-1372	
78K/0 Series Instruction Summary Sheet	U10903J	_	
78K/0 Series Instruction Set	U10904J	_	

• Documents Related to Development Tools (User's Manual)

Document name		Document No.	
		Japanese	English
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
CC78K/0 Compiler Application Note	Programming Know-How	EEA-618	EEA-1208
CC78K Series Library Source File		EEU-777	_
PG-1500 PROM Programmer		EEU-651	EEU-1335
PG-1500 Controller PC-9800 Series (MS-DOS) Base)	EEU-704	EEU-1291
PG-1500 Controller IBM PC Series (PC DOS) Base		EEU-5008	U10540E
IE-78000-R		EEU-810	U11376E
IE-78000-R-A		U10057J	U10057E
IE-78000-R-BK		EEU-867	EEU-1427
IE-78044-R-EM		EEU-833	EEU-1424
EP-78130GF-R		EEU-943	EEU-1470
SM78K0 System Simulator	Reference	EEU-5002	U10181E
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092J	U10092E
ID78K0 Integrated Debugger	Reference	U11151J	_
SD78K/0 Screen Debugger	Tutorial	EEU-852	U10539E
PC-9800 Series (MS-DOS) Base	Reference	U10952J	_
SD78K/0 Screen Debugger	Tutorial	EEU-5024	EEU-1414
IBM PC/AT (PC DOS) Base	Reference	U11279J	EEU-1413

Caution The above documents may be revised without notice. Use the latest versions when you design an application system.

*



• Documents Related to Software to Be Incorporated into the Product (User's Manual)

Document name		Document No.	
		Japanese	English
78K/0 Series Real-Time OS	Basic	EEU-912	_
	Installation	EEU-911	_
	Technical	EEU-913	_
OS for 78K/0 Series MX78K0	Basic	EEU-5010	_
Tool for Creating Fuzzy Knowledge Data		EEU-829	EEU-1438
78K/0, 78K/II, and 87AD Series Fuzzy Inference Development Support System, Translator		EEU-862	EEU-1444
78K/0 Series Fuzzy Inference Development Support System, Fuzzy Inference Module		EEU-858	EEU-1441
78K/0 Series Fuzzy Inference Development Support System, Fuzzy Inference Debugger		EEU-921	EEU-1458

Other Documents

Document name	Document No.	
Document name	Japanese	English
IC PACKAGE MANUAL	C10943X	
SMD Surface Mount Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Device	IEI-620	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	_
Guide to Quality Assurance for Semiconductor Device	MEI-603	MEI-1202
Guide for Products Related to Micro-Computer: Other Companies	MEI-604	_

Caution The above documents may be revised without notice. Use the latest versions when you design an application system.



Cautions on CMOS Devices

(1) Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged.

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

(2) CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

(3) Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

FIP is a trademark of NEC Corporation.
IEBus is trademark of NEC Corporation.
MS-DOS and Windows are trademarks of Microsoft Corporation.
IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.
HP9000 series 300, HP9000 series 700, and HP-UX are trademarks of Hewlett-Packard.
SPARCstation is a trademark of SPARC International, Inc.
SunOS is a trademark of Sun Microsystems, Inc.
NEWS and NEWS-OS are trademarks of SONY Corporation.